




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶: H03G 1/00	A1	(11) International Publication Number: WO 97/32393 (43) International Publication Date: 4 September 1997 (04.09.97)
(21) International Application Number: PCT/US97/02723 (22) International Filing Date: 25 February 1997 (25.02.97) (30) Priority Data: 012,382 28 February 1996 (28.02.96) US 08/789,108 27 January 1997 (27.01.97) US (71) Applicant: QUALCOMM INCORPORATED {US/US}; 6455 Lusk Boulevard, San Diego, CA 92121 (US). (72) Inventor: SAHOTA, Gurkanwal, S.; 510 Upas Street #9, San Diego, CA 92103 (US). (74) Agents: MILLER, Russell, B. et al.; Qualcomm Incorporated, 6455 Lusk Boulevard, San Diego, CA 92121 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>

(54) Title: HIGH DYNAMIC RANGE VARIABLE GAIN AMPLIFIER**(57) Abstract**

A multi-stage low power, high dynamic range variable gain amplifier (100) comprises an input stage (120) cascaded with one or more current amplifier stages (160A, 160B), whereby the gain of each stage (120, 160A, 160B) may be independently controlled. The input stage (120) may be comprised of a variable transconductance amplifier using variable emitter degeneration. The current amplifier (160A, 160B) may be comprised of a differential Darlington amplifier coupled to a differential cascode amplifier. The transconductance amplifier converts an input voltage signal to a current signal. The variable gain amplifier (100) is designed for efficient low power operation.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

HIGH DYNAMIC RANGE VARIABLE GAIN AMPLIFIER

BACKGROUND OF THE INVENTION

I. Field of the Invention

The present invention relates to variable gain amplifiers (VGAs) and particularly to VGAs used in communication devices.

II. Description of the Related Art

In a wireless communication environment, a wireless communications receiver may receive a signal which experiences rapid and wide variations in signal power. In receivers such as are used in a wideband digital code division multiple access (CDMA) mobile station, it is necessary to control the power of the demodulated signal for proper signal processing. Furthermore, in transmitters such as are used in a CDMA mobile station, it is necessary to control the transmit power in order to avoid excessive interference to other mobile stations. These same power control considerations apply to narrowband analog frequency modulation (FM) wireless communication system receivers and transmitters.

Dual-mode CDMA/FM wireless communications devices exist which are required to provide power control of transmitted and received signals of both digital CDMA and analog FM modulation. In these dual-mode mobile stations, the control process is complicated by the differing dynamic ranges and industry regulation standards associated with the CDMA and FM signals. That is, the magnitude of the received CDMA signals may vary over a range of approximately 80 dB, whereas the magnitude of the received FM signals may vary over a range of as much as 100 dB. The provision of separate automatic gain control (AGC) circuitry for both the CDMA and the FM signals increases the complexity and expense of such dual-mode mobile stations. Accordingly, it is desirable to provide AGC circuitry capable of operating upon both the CDMA and FM signals.

FIGS. 1A and 1B illustrate an exemplary environment for a VGA performing AGC functions. FIGS. 1A and 1B are a block diagram of a dual-mode CDMA/FM cellular telephone 900 designed, for example, in accordance with the telecommunication industry standard "Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System," TIA/EIA/IS-95, generally referred to simply as IS-95.. A VGA is used for receive and transmit AGC amplifiers 902, 904 respectively, of cellular telephone 900. The front end receiver portion of

cellular telephone 900 comprises antenna 906, duplexer 908, low noise amplifier (LNA) and mixer circuit 910, and filter 930. As cellular telephone 900 travels throughout the coverage area of a CDMA system, the signal level at antenna 906 varies from about -110 dBm to - 30 dBm. Note
5 that each of these front end elements generally provides the same gain no matter what signal level is applied to it over the operating range such that the dynamic range of the signal which is applied to receive AGC amplifier 902 is the same as the dynamic range of the signal at antenna 906, approximately 80 dB. Similarly, when the cellular telephone 900 travels
10 throughout the coverage area of an FM system, the signal level at the antenna varies approximately 100 dB.

The output of receive AGC amplifier 902 is provided to baseband analog application specific integrated circuit (BAASIC) 912 which converts the analog signal to a digital signal. The analog to digital signal conversion
15 process works best if the signal level which is applied to the analog to digital converter remains constant. Receive AGC amplifier 902 performs the function of compensating for the variations input power such that the output power of receive AGC amplifier 902, and thus the input to the analog to digital converter, remains constant.

20 Mobile station modem ASIC 914 provides demodulation for both the CDMA and FM signals, as well as various digital and power control functions associated with CDMA operation. Such functions are well known in the art and not critical to the present invention, and thus are not described further herein. User interfaces 916 provide the interface to the
25 human operator. Such user interfaces 916 are also well known in the art and not critical to the present invention, and are thus not described further herein.

Mobile station modem ASIC 914 also provides a baseband modulated digital representation of the CDMA waveform, or a modulated analog
30 representation of the FM waveform to BAASIC 912. BAASIC 912 converts the baseband signals representation to analog intermediate frequency (IF) form at a constant signal level and supplies it to transmit AGC amplifier 904. Transmitter AGC amplifier 904 provides power control to the signal and supplies it to upconverter 918, power amplifier and driver circuitry 920,
35 isolator 922, duplexer 908 and antenna 906. As cellular telephone 900 travels throughout the coverage area of a cellular system, the transmit signal level at antenna 906 varies inversely from receive power in that when the receive power is at a minimum the transmit level is near the maximum. This variation in transmit power level is accomplished by AGC amplifier 904.

Note that the input power to AGC amplifier 904 is typically fixed, and the gain of power amplifier 920 may also be fixed.

More information about the automatic gain control loop in a wireless communication system and about power control in general can be found in
5 U.S. Patent No. 5,283,536, entitled "HIGH DYNAMIC RANGE CLOSED LOOP AUTOMATIC GAIN CONTROL CIRCUIT" issued February 1, 1994, U.S. Patent No. 5,107,225, entitled "HIGH DYNAMIC RANGE CLOSED LOOP AUTOMATIC GAIN CONTROL CIRCUIT" issued April 21, 1992, U.S. Patent No. 5,267,262 entitled "TRANSMITTER POWER CONTROL
10 SYSTEM" issued November 30, 1993, U.S. Patent No. 5,469,115 entitled "METHOD AND APPARATUS FOR AUTOMATIC GAIN CONTROL IN A DIGITAL RECEIVER" issued November 12, 1995 and U.S. Patent No. 5,283,536 entitled "HIGH DYNAMIC RANGE CLOSED LOOP AUTOMATIC GAIN CONTROL CIRCUIT" issued October 26, 1993, each of which is
15 assigned to the assigned hereof and incorporated herein by reference.

Mobile communication receivers and transmitters like those described above are designed to have a high compression point, low noise injection and low power consumption. Receivers with a high compression point and low noise injection have a high dynamic range in that they can
20 detect signals over a wide range of power levels. Transmitters with a high compression point and low noise injection have a high dynamic range in that they can transmit signals over a wide range of power levels. Receivers and transmitters with low power consumption increase battery life. Hence, these characteristics are important when designing a variable gain amplifier
25 for a communication system in which signals are transmitted and received over a large range of power levels.

A receiver should be able to detect information from both a strong signal broadcast by a nearby and powerful transmitter and a weak signal broadcast by a distant and low power transmitter. The extent over which the
30 receiver can detect weak to strong signals is termed its dynamic range. Likewise, a transmitter should be able to transmit low powered signals to a nearby receiver and high power signals to a distant receiver.

The dynamic range of a receiver is established by its minimum detectable and maximum detectable signal levels. The minimum detectable
35 signal level of a receiver is determined by the receiver's noise figure. Likewise the minimum transmittable power is set by the transmitters noise figure if the signal level falls near or below the noise floor. A VGA's noise figure is in part a function of the noise injection properties and gain of the

VGA. In general, the higher the receiver's gain, the better its noise figure; i.e. the better able it is to detect a very weak signal in the presence of noise.

The maximum detectable signal level of a receiver may be established by the receiver's intermodulation distortion (IMD) performance. When
5 multiple signals pass through any device, mixing action between the signals occurs because of the non-linearities of the device. For example, in a location where CDMA and analog FM systems co-exist, third-order IM products from the analog FM system generally fall within the CDMA passband. This IM products act as "jammers" that contribute to IMD which
10 can interfere with detection and demodulation of the desired signal within the receiver. A VGA's IMD performance is in part a function of its linearity and its gain. In general, the lower the receiver's gain, the better its IMD performance. This is in contrast to the noise figure requirements as described above. Thus, design of a VGA for a receiver with a large dynamic
15 range includes the difficult tradeoff between IMD performance and noise figure.

Similar design considerations are relevant with respect to transmitter VGAs, with the difference being that generally, receiver VGAs are designed to provide a relatively constant output power level for a varying range of
20 input power levels while transmitter VGAs are designed to receive relatively constant input power levels and provide a varying range of output power levels.

Furthermore, mobile receivers are designed to be compact, lightweight, and have a long operating lifetime. Mobile receivers are
25 powered by a minimal number of battery cells to reduce their size and weight to enhance their portability. Because battery voltage is proportional to the number of battery cells, the AGC circuitry, including the variable gain amplifier (VGA), must operate at low supply voltages. It is also desirable to enhance battery lifetime in order to increase the period between battery
30 replacement or recharging. Therefore, the AGC circuitry, including its VGA, should consume little DC current and power.

This requirement for low DC power consumption also implies a design tradeoff similar to that already mentioned. More DC power is required for a high gain amplifier that has good noise figure. However, less
35 DC power is required for a low gain amplifier that has good IMD performance. Existing VGA designs are inefficient in that they are unable to conserve DC power sufficiently at low gain levels.

What is needed is a VGA with a high dynamic range, good noise figure and IMD performance, as well as low DC power consumption.

SUMMARY OF THE INVENTION

In accordance with the present invention, there is provided a VGA having a high dynamic range, good noise figure and IMD performance, and minimal DC power consumption. The VGA may be used in automatic gain control (AGC) amplifiers for the receiver and transmitter chains in a cellular telephone. The VGA achieves power gain by converting an input voltage signal to a current signal and amplifying the current signal. The amplified current signal may be converted to a voltage signal by terminating the VGA with an appropriate impedance.

The VGA is comprised of at least two cascaded stages, an input stage and a current amplifier. The input stage may be further separated into a CDMA input stage and an FM input stage, with the outputs of both input stages being coupled to the input of the current amplifier, and being selectable by a CDMA/FM mode signal. In one embodiment, the FM input stage is single-ended, and the CDMA input is balanced. The gain of the VGA may be increased by successively cascading two or more current amplifier stages. The transconductance gain of the input stages may be controlled by a control signal.

The high dynamic range, low power VGA is made using a combination of techniques. In a first embodiment, well suited for a dual-mode receive AGC amplifier such as amplifier 902 of FIG. 1, the CDMA input stage is comprised of a variable transconductance amplifier cascaded with a Gilbert cell attenuator. The variable transconductance amplifier converts a varying voltage signal to an output current signal with a transconductance that is controlled by a FET transistor acting as a variable emitter degeneration resistor. The emitter degeneration provides variable local series feedback which allows the CDMA input stage to handle a wide dynamic range of input signals, while providing good noise figure and IMD performance. In the presence of a low level input signal, the channel resistance of the FET transistor may be varied to increase the gain of the input stage, thereby improving the receiver's noise figure and ability to detect weak signals. On the other hand, in the presence of a high level input signal, the channel resistance of the FET transistor may be varied to decrease the gain of the input stage, thereby improving the receiver's IMD performance. The Gilbert cell attenuator provides additional current attenuation so that any later current amplification stages do not get overdriven into their non-linear range when a large input signal is applied.

In this first embodiment, the FM input stage is a bipolar differential amplifier with emitter degeneration, followed by a Gilbert cell attenuator. The differential pair converts the input voltage to a current and feeds the Gilbert cell attenuator, which further attenuates the current flowing into the next stage of the current amplifier. Unlike the CDMA input stage, the FM input stage uses a fixed gain transconductance stage rather than variable emitter degeneration because the industry standard (IS-95) linearity requirement for FM signals is much more relaxed than that for CDMA signals, allowing the amplifier to saturate into non-linearity much sooner.

In a second embodiment, well suited for a transmit AGC amplifier such as amplifier 904 of FIG. 1, both FM and CDMA signals may be handled by an fixed-gain transconductance input stage comprising a differential pair with shunt-series feedback at the input, followed by a transconductor and Gilbert cell attenuator. The shunt-series feedback at the input allows for an accurate and linear input impedance without using a brute force match. The output of the differential pair may be AC coupled to the transconductor by a pair of capacitors. The transconductor converts the voltage output of the differential pair to a current using an emitter-degenerated differential amplifier. The current is then fed to the Gilbert cell attenuator which further attenuates the current flowing into the next stage of the current amplifier. A variable gain input stage is not required because the input level to the transmit AGC amplifier 904 is generally constant.

In the first embodiment, suited for use as receive AGC amplifier 902, each of the current amplifiers are comprised of two sections, a differential Darlington amplifier and a differential cascode amplifier. These current amplifiers are translinear circuits which allow the current gain to be controlled by varying the ratio of the "tail currents" which bias the translinear loop. The current gain of each current amplifier stage may be independently controlled by one or more control signals.

In the second embodiment, suited for use as a transmit AGC amplifier 904, each of the current amplifiers is comprised of two sections, a differential Darlington amplifier, and a simple differential pair. This current amplifier is a hybrid of a feedback current amplifier and a translinear loop.

In each of the above-mentioned embodiments, the gain of the variable-gain stages is controlled by a gain control circuit which varies the gain of the current amplifiers according to the AGC control voltage applied (either RX GAIN CONTROL or TX GAIN CONTROL of FIG. 1). The gain control circuit includes an exponential function generator which ensures the linearity (in dB) of the VGA over the wide dynamic range.

It is accordingly a benefit of the present invention to provide a VGA that has a high dynamic range over both CDMA and FM signals. A mobile receiver utilizing such a VGA can detect signals over wider input power ranges. A further benefit is that the VGA consumes minimal DC power. Therefore, the VGA may be used in a mobile communication device and advantageously conserve the operating lifetime of the batteries. An additional benefit is that the VGA's gain can be varied approximately linearly in dB by linearly adjusting DC control voltages.

BRIEF DESCRIPTION OF THE DRAWINGS

The features, objects, and advantages of the present invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein:

FIGS. 1A and 1B are a schematic diagram of an exemplary dual-mode CDMA/FM communication device capable of use with the present invention;

FIG. 2 is a block diagram of an exemplary triple stage variable gain amplifier of the present invention;

FIG. 3 is a diagram of the CDMA input stage of FIG. 2;

FIG. 4 is a diagram of the transconductance amplifier bias control circuit of FIG 2.;

FIG. 5 is a diagram of the exponential function generator of FIG. 4;

FIG. 6 is a partial combination of elements in FIGS. 2 and 3 constructed to illustrate the beneficial properties of the present invention;

FIG. 7 is a diagram of the current amplifiers of FIG. 2; and

FIG. 8 is a diagram of the tail current generator of FIG. 7.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is directed to a monolithic integrated circuit variable gain amplifier (VGA). The VGA provides gain in proportion to a control voltage. The VGA provides exponential voltage gain as a function of linear increases in the applied control voltage thereby providing approximately linear power gain in decibels (dB) in direct proportion to linear increases in applied control voltage. The VGA can provide linear power gain over a large dynamic range in excess of 80 dB (or a factor of 1 to

100,000,000.) The VGA provides a linear power gain which is tolerant of process variations which occur during VGA fabrication.

The VGA can be used in many applications including in receivers and transmitters. If the VGA is functioning in a receiver, the input to typically
5 varies over a large dynamic range while the output of the VGA is relatively constant. When the signal level input into the VGA functioning in a receiver is small the gain of the VGA must be relatively large. When the signal level input into the VGA functioning in a receiver is large, the gain of the VGA must be relatively small. Thus a VGA functioning in a receiver
10 must typically have good noise performance when it is providing relatively high gain and good intermodulation performance when providing relatively low gain.

If the VGA is functioning in a transmitter, the input is typically constant while the output of the VGA varies over a wide dynamic range.
15 When the signal level output of the VGA needs to be large, the gain of the VGA must be relatively large and the intermodulation performance must support the resulting large signal levels. When the signal level output from the VGA functioning in a transmitter needs to be small, the gain of the VGA must be relatively small and the noise performance of the VGA may be
20 important.

FIG. 2 is a block diagram of one embodiment of variable gain amplifier (VGA) 100 that adjusts the power level an input signal over a wide dynamic range. The embodiment of FIG. 2 is suitable for use as receive AGC amplifier 902 of FIG. 1. VGA 100 comprises three stages: input stage 120 and
25 two cascaded current amplifier stages 160A and 160B. More than one current amplifier stage 160 is successively cascaded after input stage 120 to increase the dynamic range of VGA 100. In a first embodiment, input stage 120 comprises a separate FM input stage 121 and CDMA input stage 122 with respective input ports 171 and 170. FM input stage 121 and CDMA input
30 stage 122 are alternately connected to current amplifier 160A through switches 123, which are controlled by the CDMA/FM mode select signal. When the communication device is in CDMA mode, the switches 123 connect the CDMA input stage 122 to the current amplifier 160A and disconnect the FM input stage 121. Conversely, when the communication
35 device is in the FM mode, the switches 123 connect the FM input stage 121 to current amplifier 160A and disconnect the CDMA input stage 122.

FIG. 2 also illustrates bias ports 110, 130, 150A, 150B for the control voltages to be applied to VGA 100. The gain of each stage is controlled by control voltages which, for example, may be generated by receiver detection

circuitry that determines the signal strength. Each stage is comprised of a variety of components, including an active device such as a transistor.

The VGA input signal provided on input ports 170 of CDMA input stage 122 is balanced, i.e. split into two signal paths each carrying a signal one hundred and eighty degrees out of phase from the another. The VGA input signal is injected via VGA's input port 170. However, the VGA input signal provided on input ports 171 of FM input stage 121 is single-ended. The output of input stage 120 and the input of current amplifier 160A are coupled through port 190.

Because it operates with a low supply voltage, about 3.6 volts, input stage 120 converts the input voltage signal to a current signal to prevent the VGA active devices from operating in their non-linear region, and distorting the input signal. The low supply voltage of VGA 100 also reduces the power consumption of VGA 100.

FIG. 3 illustrates one embodiment of the CDMA input stage 122. The balanced signal is injected into VGA's input port 170. CDMA input stage 122 comprises variable transconductance amplifier 227 coupled to Gilbert cell attenuator 226 and serves four functions. First, the variable transconductance amplifier 227 converts the input voltage signal to a current signal. Second, the combination of the variable transconductance amplifier 227 and Gilbert cell attenuator 226 permits variable amplification of the signal, which may be varied exponentially (linearly in dB) by linearly adjusting control voltages at bias port 110. Third, increased emitter degeneration in variable transconductance amplifier 227 reduces the IMD of VGA 100 when the input signal voltage is large and the IMD would be most prominent. As emitter degeneration in the variable transconductance amplifier 227 is increased, the transconductance, and thus the IMD, of input stage 120 are decreased. Finally, decreased emitter degeneration in variable transconductor amplifier 227 improves the noise figure of VGA 100 when the input signal voltage is small and noise performance is the most critical. As emitter degeneration in variable transconductance amplifier 227 is decreased, the transconductance of the input stage 120 is increased, improving the noise figure of the receiver.

Variable transconductance amplifier 227 is comprised of two bipolar junction transistors (BJTs) 235 and 236, two current sources 238, 239, and field effect transistor (FET) 237. Current sources 238, 239 are serially connected to the emitters of the BJTs 235 and 236. Source connection 228 and drain connection 229 of FET 237 are respectively connected to the emitters of the BJTs 235 and 236. The balanced signal at VGA input port 170

is applied to the bases of BJTs 235 and 236. The balanced current output of variable transconductance amplifier 227 flows from the collectors of the BJTs 235 and 236.

5 The transconductance of variable transconductance amplifier 227 may be adjusted by varying the emitter degeneration of BJTs 235 and 236. As a result, the gain of VGA 100 may be varied. Emitter degeneration of BJTs 235 and 236 is created by varying the channel resistance of FET 237. The FET 237 is operated like a variable resistor in its ohmic region and provides variable emitter degeneration for both BJTs 235 and 236. The drain-source bias
10 voltage of the FET 237 must therefore be less than the knee voltage of the FET 237. The channel resistance may be varied by adjusting the bias across the gate-source junction of the FET 237 by varying the voltage applied at bias port 290. The transconductance of variable transconductance amplifier 227 can be increased by decreasing the channel resistance of the FET 237. Thus,
15 the present invention, by providing the variable channel resistance through FET 237 allows both the competing design considerations of noise figure and IMD performance to be accommodated. Furthermore, the DC efficiency of the VGA 100 is improved because the CDMA input stage 122 draws enough DC current as is necessary to amplify low level input signals, while reducing
20 the DC current consumption of later current amplification stages when lowering its transconductance for high level input signals.

The differential output currents of variable transconductance amplifier 227 are coupled to Gilbert cell attenuator 226. Gilbert cell attenuator 226 varies the current amplitude of a signal applied to its inputs.
25 Gilbert cell attenuator 226 comprises first pair of BJTs 231 and 234, and second pair of BJTs 232 and 233. The attenuation level of Gilbert cell attenuator 226 is established by a control voltage applied at bias port 110. Gilbert cell attenuator 226 attenuates the output current of variable transconductance amplifier 227 when first pair of BJTs 231 and 234 are biased
30 by the control voltage applied to bias port 110 so that a component of the variable transconductance amplifier's output current flows through the first pair of BJTs 231 and 234 rather than through the second pair of BJTs 232 and 233. Hence the balanced currents at port 190 of Gilbert cell attenuator 226 are diminished. Both variable transconductance
35 amplifier 227 and Gilbert cell attenuator 226 are biased by common power supply 230.

The preferred embodiment of the FM input stage 121 is similar to that of CDMA input stage 122 except that FET 237 is replaced by a fixed resistance. As previously mentioned, the fixed resistance of the FM input stage 121

provides a fixed transconductance because industry standards, such as IS-95, allow compression of the input signal (i.e. the VGA is allowed to go non-linear) at a much lower input level than that of the CDMA input signal. Alternatively, the input stage 120 may comprise only a single fixed
5 transconductance stage similar to that of the FM input stage 121. This alternate embodiment would be especially well suited for use as the transmit AGC amplifier 904 of FIG. 1.

As noted above, one aspect of the design is that transconductance of the variable transconductance amplifier 227 varies exponentially as the
10 control voltage applied to bias port 130 of transconductance bias control circuitry 140 is linearly adjusted. To effect this result, FET 237 channel resistance also varies exponentially as the control voltage at bias port 130 of the transconductance bias control circuitry 140 is linearly adjusted. FIG. 4 illustrates one embodiment of transconductance bias control circuitry 140
15 which facilitates this result. Transconductance bias control circuitry 140 includes exponential function generator 360, first and second operational amplifier circuits 353 and 354, low pass filter 352, and current source 341.

Exponential function generator 360 converts the control voltage applied at bias port 130 to two output currents flowing from output 358 of
20 exponential function generator 360 to first operational amplifier circuit 353. The ratio of the amplitudes of these currents is exponentially proportional to the control voltage. The control voltage, in the exemplary embodiment of FIG. 1 is either RX GAIN CONTROL or TX GAIN CONTROL or a scaled or temperature compensated version thereof. The generation of this control
25 voltage is beyond the scope of the present invention, and described elsewhere such as U.S. Patent No. 5,469,115, incorporated by reference above.

FIG. 5 illustrates one embodiment of exponential function generator 360. Exponential function generator 360 comprises differential amplifier 465 having outputs which drive a pair of FET current mirrors 474.
30 Differential amplifier 465 comprises a parallel pair of BJTs 461 and 462 connected to current source 472. Pair of FET current mirrors 474 comprises four FETs 464, 466, 468, and 470. Due to exponential input voltage-output current relationship of BJTs 461 and 462, the ratio of their collector currents is proportional to the differential base voltage between BJTs 461 and 462,
35 which is determined by the control voltage signal. Thus, the linear differential voltage change across bias port 130 is translated to an exponentially related (linear in dB) current at output 358. The current mirrors 474 simply take the exponentially related current generated by the bipolar differential pair 461 and 462 and provide it for use throughout the

amplifier. Exponential function generator 360 is biased by a power supply 400.

Referring again to FIG. 4, first and second operational amplifier circuits 353 and 354 act in cooperation with exponential function generator 360 to control the channel resistance of FET 237 of FIG. 3. The first operational amplifier circuit 353 comprises master FET 344, which is preferably identical to FET 237, reference resistor 346 and differential operational amplifier 348. The output currents from exponential function generator 360 are coupled to master FET 344 and reference resistor 346. Differential operational amplifier 348 forces the voltage across the drain and source terminals of master FET 344 and the terminals of reference resistor 346 to be equal by varying the bias voltage applied to the gate of master FET 344. The bias voltages applied to the gates of FET 237 and master FET 344 are generally equal. However, the gate bias voltage applied to FET 237 through bias port 122 is low pass filtered to prevent thermal noise from the transconductance bias control circuitry 140 from being injected onto FET 237. The low pass filtering is accomplished by a low pass filter 352 formed by series resistor 350 and shunt capacitor 351.

Second operational amplifier circuit 354 forces master FET 344 and FET 237 to have the same source voltage. Second operational amplifier comprises a non-inverting, unity gain operational amplifier 349 and resistors 345 and 347, that sense the drain-source voltage across FET 237 via source connection 228 and drain connection 229.

Exponential function generator 360 and current source 341 connected around master FET 344 and reference resistor 346 are designed so that the voltage drop across reference resistor 346, and hence across the drain-source of the master FET 344, is less than the FET's knee voltage. As a result, the operation of operational amplifier circuits 353 and 354 force FET 237 and master FET 344 to operate at similar quiescent points in their ohmic regions. Therefore, the channel resistances of both FET 237 and master FET 344 are generally identical and vary exponentially with a linearly adjusted control voltage applied to the bias port 130.

FIG. 6 is a partial combination of elements in FIGS. 2 and 3 constructed to illustrate the beneficial properties of the present invention. One of the issues overcome by the arrangement shown in FIG. 6 is the process variation of $\mu_C C_{OX}$ and hence the channel resistance of FET 237 as a function of voltage applied at its gate. As previously mentioned with respect to FIG. 3, FET 237 controls the transconductance of variable transconductance amplifier 227. The variable emitter degeneration

provided by FET 237 enables input stage 120 to handle a wide range of signals.

Because the attenuation caused by input stage 120 is so critical to the operation of the circuit and the characteristics of the stage are set by FET 237, precisely setting the resistive value of FET 237 is very important. Because the channel resistance as a function of applied gate voltage is hard to control from part to part in the manufacturing process, the external control loop is used to achieve consistency. FIG. 6 shows the control loop used to immunize the operation of the CDMA input stage 122 to the process variations of FET 237.

Resistor 346 is an on-chip resistor. This resistor is made large to minimize process variations. Resistor 346 is used as a reference resistance for the control loop.

Note that the total current from output 358 of exponential function generator 360 is set by current source 341. Thus if current through one of the balanced outputs of output 358 increases the current through the other one of the balanced outputs of output 358 decreases. Also note that the voltage drop across resistor 346 is the same as the voltage drop across master FET 344. The voltage drop is the same because each voltage is one of the inputs to op amp 348. The output of op amp 348 controls the resistance of master FET 344 such that the voltage drop across it is the same as the product of the current through resistor 346 and value of resistor 346. Thus as the current through resistor 346 increases and the current through current master FET 344 decreases, the voltage drop across resistor 346 increases. In response, the channel resistance of master FET 344 must also increase so that the voltage drop remains the same. The same output voltage of op amp 348 which is applied to the gate of master FET 344 is also applied to the gate of FET 237. Resistor 350 and capacitor 351 provide a low pass filter between the output of op amp 348 and the gate voltage of FET 237 but the D.C. voltage applied to the gate of master FET 344 and the gate of FET 237 is the same.

In the preferred embodiment, master FET 344 and FET 237 are in close proximity to each other on a common substrate. In this way, even though the process variations from VGA part to VGA part are significant, within a single VGA part, the gate voltage versus channel resistance characteristics of master FET 344 and FET 237 closely track one another. In this way the resistance of FET 237 is set to be equal to the resistance of master FET 344. As the channel resistance of FET 237 decreases, the current flow through transistors 235 and 236 increases. Thus, the present invention provides a

way to accurately perform the variable emitter degeneration of CDMA input stage 122.

FIG. 7 illustrates one embodiment of current amplifiers 160A, 160B as shown in FIG. 2. The input of current amplifier 160 as shown in FIG. 7 may be coupled to output of input stage 120 or the output of another current amplifier 160. Current amplifier 160 comprises Darlington differential amplifier 510, cascode differential amplifier 520, and tail current generator 570. Current amplifier 160 is biased by power supplies 508 and 506 and current sources 596 and 598. Darlington differential amplifier 510 comprises BJTs 580, 586, 588 and 594 and resistors 582, 584, 590, 592 in a topology shown in FIG. 7 such that Darlington differential amplifier 510 has resistive shunt-series feedback to provide enhanced current gain and process variation insensitivity.

In the present invention, it should be noted that the resistive shunt-series feedback provided by resistors 582, 584, 590, 592 of the present invention attempts to force the feedback current through the resistors to be equal to the input current through input port 190. Thus, since they also provide a current divider, they enhance the current gain of the differential Darlington amplifier 510 by the ratio of the feedback resistors.

Cascode differential amplifier 520 provides a translinear loop which provides variable current amplification according to the ratio of the tail currents 512 generated by tail current generator 570. The cascode differential amplifier comprises BJTs 500, 502, 504 and 506 in the topology of a differential current mirror (translinear loop), which allows the gain of the current amplifier to be varied by varying the tail currents 512.

The gain of current amplifier 160 is controlled by tail current generator 570. Tail current generator 570, through differential port 512, is connected to both Darlington differential amplifier 510 and cascode differential amplifier 520. The current amplification of each of current amplifiers 160 may be varied exponentially by using the control current generated by exponential function generator 360 of FIGS. 4 and 5 applied to control ports 150. Tail current generator 570 is biased by a power supply 509.

FIG. 8 illustrates one embodiment of tail current generator 570. Tail current generator 570 comprises an exponential function generator 861 which may be similar or the same element as exponential function generator 360 (FIGS. 4 and 5) which produces output 859 which are similar or the same as output 358 of exponential function generator 360. Exponential function generator 861 is coupled to pair of bipolar current mirrors 860. In FIG. 8, both circuits are coupled to a power supply 509,

however they may also be coupled to different power supplies. Pair of bipolar current mirrors 860 are comprised of first BJT group 822, 824 and 830, and second BJT group 832, 834 and 840 and first resistor group 826, 828, and 844, and second resistor group 836, 838, and 842. The purpose of the pair of
5 bipolar current mirrors is to take the control current provided by exponential function generator 861 and transform it into the tail currents 512.

In one embodiment of the present invention, exponential function generator 360 and 861 are the same element, thus advantageously providing
10 a single control current which may be mirrored to CDMA input stage 122, as well as current amplifiers 160A and 160B. This embodiment provides even further DC efficiency by reducing the current gain (and thus the DC current drain on the batteries) of current amplifiers 160A and 160B at the same time and in the same proportion as the transconductance of CDMA input stage
15 122 is reduced. Furthermore, this arrangement ensures that all current amplification in all stages are exponentially related (linear in dB) to the control voltage of the AGC amplifier.

Thus, the present invention provides a VGA that has a high dynamic range over both CDMA and FM signals, with a maximum of sharing of
20 elements in both CDMA and FM modes. A mobile receiver utilizing such a VGA can detect signals over wider input power ranges. The VGA also consumes minimal DC power. Therefore, the VGA may be used in a mobile communication device and advantageously conserve the operating lifetime of the batteries. Finally, the VGA's gain can be varied linearly in dB by
25 linearly adjusting DC control voltages.

The previous description of the preferred embodiments is provided to enable any person skilled in the art to make or use the present invention. The various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be
30 applied to other embodiments without the use of the inventive faculty. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

35 **I CLAIM:**

CLAIMS

1. A variable gain amplifier comprising:
 - 2 a transconductance input stage including at least one transistor having variable emitter degeneration, said transconductance input stage
 - 4 having a pair of differential voltage inputs for receiving a signal to be amplified and having a pair of differential current outputs;
 - 6 at least one current amplifier coupled to said differential current outputs for amplifying said signal to be amplified; and
 - 8 a control circuit, coupled to said transconductance input stage and said at least one current amplifier, for applying a control signal to said
 - 10 transconductance input stage and said at least one current amplifier, said control signal for exponentially varying a gain of said transconductance
 - 12 input stage and said at least one current amplifier in response to a linear variation in a control voltage.
2. The variable gain amplifier of claim 1 wherein said
 - 2 transconductance input stage comprises:
 - a analog modulation input stage having a fixed transconductance; and
 - 4 a digital modulation input stage having a variable transconductance, said variable transconductance being varied by said control signal.
3. The variable gain amplifier of claim 2 further comprising at
 - 2 least one mode selection switch for alternately coupling said analog modulation input stage and said digital modulation input stage to said at
 - 4 least one current amplifier in response to a mode selection signal.
4. The variable gain amplifier of claim 1 wherein said
 - 2 transconductance input stage comprises:
 - a first bipolar junction transistor having a base coupled to a first one
 - 4 of said differential voltage inputs;
 - a second bipolar junction transistor having a base coupled to a second
 - 6 one of said differential voltage inputs; and
 - a slave field effect transistor having a source coupled to an emitter of
 - 8 said first bipolar junction transistor and a drain coupled to an emitter of said second bipolar junction transistor and a gate coupled to said control circuit
 - 10 for receiving said control signal, whereby said control signal varies a channel resistance of said slave field effect transistor, thereby varying said
 - 12 variable emitter degeneration.

5. The variable gain amplifier of claim 4 wherein said
2 transconductance input stage further comprises an attenuator for limiting
said differential current output.

6. The variable gain amplifier of claim 4 wherein said control
2 circuit comprises:

an exponential function generator for translating a linear change in
4 said control voltage to an exponential change in a control current;

a first operational amplifier circuit, coupled to said exponential
6 function generator and receiving said control current, said first operational
amplifier circuit for controlling said channel resistance of said slave field
8 effect transistor;

a second operation amplifier circuit for controlling a drain-source
10 voltage of said slave field effect transistor; and

a current mirror for providing said signal to said first operational
12 amplifier circuit and said at least one current amplifier.

7. The variable gain amplifier of claim 7 wherein said first
2 operational amplifier circuit comprises

a master field effect transistor coupled in parallel with a reference
4 resistor; and

an operational amplifier for forcing said channel resistance of said
6 slave field effect transistor to be the same as a channel resistance of said
master field effect transistor.

8. The variable gain amplifier of claim 1 wherein said at least one
2 current amplifier comprises:

a differential Darlington amplifier having resistive shunt-series
4 feedback;

a differential cascode amplifier, coupled to said differential Darlington
6 amplifier as a translinear loop; and

a tail current generator, coupled to said control circuit, said
8 differential Darlington amplifier, and said differential cascode amplifier, said
tail current generator for generating a differential pair of tail currents
10 whereby a gain of said current amplifier is proportional to a ratio of said
differential pair of tail currents.

9. The variable gain amplifier of claim 8 wherein said differential
2 Darlington amplifier comprises:
a first bipolar junction transistor having a base coupled to one of said
4 differential current outputs of said transconductance input stage;
a second bipolar junction transistor having a base coupled to another
6 one of said differential current outputs of said transconductance stage;
a first current divider coupled at a first end to a collector of said first
8 bipolar junction transistor and coupled at a second end to said base of said
first bipolar junction transistor; and
10 a second current divider coupled at a first end to a collector of said
second bipolar junction transistor and coupled at a second end to said base of
12 said second bipolar junction transistor, whereby a current gain of said
differential Darlington amplifier is increased by a ratio of resistance within
14 said first and second current dividers.

10. An amplifier for processing an input signal comprising:
2 an input stage including a transconductance amplifier;
a current amplifier, coupled to said input stage; and
4 means for applying a linearly adjusted control voltage to said current
amplifier to exponentially vary the gain of said amplifier as a function of the
6 applied control voltage.

11. The amplifier of claim 10 wherein said transconductance
2 amplifier has variable transconductance.

12. The amplifier of claim 11, wherein said input stage further
2 comprises an attenuator coupled to said transconductance amplifier.

13. The amplifier of claim 12, wherein said attenuator is a Gilbert
2 cell attenuator.

14. The amplifier of claim 11, further comprising a
2 transconductance amplifier bias control circuit coupled to said
transconductance amplifier.

15. The amplifier of claim 14, wherein said input signal includes
2 two balanced signals, and wherein said transconductance amplifier further
comprises:

4 active devices, wherein each balanced signal is injected into a
respective input of said active devices;
6 current sources respectively coupled to said active devices; and
a variable resistor coupled to said active devices and said current
8 sources.

16. The amplifier of claim 15, wherein said attenuator further
2 comprises:
second active devices; and
4 third active devices, wherein said second active devices and said third
active devices are coupled to the first active devices.

17. The amplifier of claim 14, wherein said transconductance bias
2 control circuit further comprises:
an exponential function generator;
4 a first operational amplifier circuit coupled to said exponential
function generator;
6 a second operational amplifier circuit coupled to said first operational
amplifier circuit; and
8 a current source coupled to said first operational amplifier circuit.

18. The amplifier of claim 17, wherein said transconductance
2 amplifier bias control circuit further comprises a low-pass filter coupled to
said first operational amplifier circuit.

19. The amplifier of claim 17, wherein said exponential function
2 generator comprises:
a pair of active devices;
4 a current source coupled to said active devices; and
a pair of current mirrors respectively coupled to said active devices.

20. The amplifier of claim 17, wherein said first operational
2 amplifier circuit further comprises:
a master active device;
4 a reference resistor coupled to said master active device; and
a differential amplifier having first and second inputs and an output,
6 wherein said master active device is coupled to said first input and said
output of said differential amplifier, and said reference resistor is coupled to
8 said second input of said differential amplifier.

21. The amplifier of claim 17, wherein said second operational
2 amplifier circuit further comprises:
a non-inverting unity gain amplifier having first and second inputs;
4 a first input resistor coupled to said first input of said non-inverting
unity gain amplifier; and
6 a second input resistor coupled to said second input of said non-
inverting unity gain amplifier.

22. The amplifier of claim 11, wherein said current amplifier stage
2 comprises:
a Darlington differential amplifier;
4 a cascode differential amplifier coupled to said Darlington differential
amplifier; and
6 a tail current generator coupled to said Darlington differential
amplifier and said cascode differential amplifier.

23. The amplifier of claim 22, wherein said Darlington differential
2 amplifier comprises:
a pair of first active devices;
4 a pair of second active devices respectively coupled to said first active
devices;
6 a pair of first resistors respectively coupled to said first active devices
and said second active devices;
8 a pair of second resistors respectively coupled to said first active
devices and said second active devices; and
10 a pair of current sources respectively coupled to said first active
devices and said second active devices.

24. The amplifier of claim 22, wherein said cascode differential
2 amplifier comprises:
a pair of first active devices; and
4 a pair of second active devices respectively coupled to said first active
devices.

25. The amplifier of claim 22, wherein said tail current generator
2 comprises:
an exponential function generator; and

4 a pair of current mirrors coupled to said exponential function
generator.

26. The amplifier of claim 25, wherein said exponential function
2 generator comprises:

a pair of active devices;
4 a current source coupled to said active device; and
a pair of current mirrors respectively coupled to said active devices.

27. The amplifier of claim 25, wherein said pair of current mirrors
2 comprises:

a pair of first active devices;
4 a pair of second active devices respectively coupled to said first active
devices;
6 a pair of third active devices respectively coupled to said first and
second active devices;
8 a pair of first resistors respectively coupled to said first active devices;
and
10 a pair of second resistors respectively coupled to said first, second and
third active devices.

28. A method of processing an input signal in an amplifier,
2 wherein the amplifier includes a transconductance amplifier coupled to a
current amplifier, comprising the steps of:

4 applying the input signal to a transconductance amplifier; and
modifying current amplitude of the input signal.

29. The method of claim 28, further comprising the step of:
2 applying a linearly changeable control voltage to the amplifier to
produce corresponding exponential changes in current amplitude of the
4 input signal.

30. The method of claim 28, further comprising the step of:
2 generating a pair of currents, the ratio of whose amplitudes varies
exponentially with a control voltage, so as to vary current amplitude of the
4 input signal.

31. The method of claim 28, further comprising the step of:

- 2 modifying degenerative feedback in said transconductance amplifier
so as to vary current amplitude of the input signal.

32. The method step of claim 28 for modifying current amplitude
2 of the input signal, further comprising the steps of:
 applying a control voltage to said transconductance amplifier;
4 converting said control voltage to a pair of currents whose amplitude
ratio is exponentially proportional to said control voltage;
6 converting said current pair to an internal voltage; and
 modifying degenerative feedback in said transconductance amplifier
8 with said internal voltage so that a linear change in said amplitude ratio of
said pair of currents linearly alters said current amplitude of the signal.

1/9




FIG. 1A




FIG. 1B




FIG. 2

4/9




FIG. 3




FIG. 4

6/9




FIG. 5

7/9




FIG. 6

8/9




FIG. 7

9/9




FIG. 8

INTERNATIONAL SEARCH REPORT

Int. .ional Application No
PCT/US 97/02723

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H03G1/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H03G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	US 5 157 350 A (RUBENS HARVEY) 20 October 1992 see column 11, line 34 - column 16, line 18; figures 1,2	10-17, 28-30 1
A	EP 0 632 583 A (SGS THOMSON MICROELECTRONICS) 4 January 1995	1,15,31
A	PATENT ABSTRACTS OF JAPAN vol. 013, no. 268 (E-775), 20 June 1989 & JP 01 058104 A (TOSHIBA CORP), 6 March 1989, see abstract	2,11

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

28 May 1997

Date of mailing of the international search report

17.06.97

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+ 31-70) 340-3016

Authorized officer

Blaas, D-L

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 97/02723

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5157350 A	20-10-92	WO 9309598 A	13-05-93
EP 0632583 A	04-01-95	JP 7147523 A	06-06-95
		US 5477191 A	19-12-95